## **AMENDMENTS TO THE SPECIFICATION**

Please replace paragraph [1020] with the following amended paragraph:

[1020] Fig. 6 (shown in two views respectively labeled Fig. 6A and Fig. 6B) is a block diagram of an exemplary OC-192 transceiver having a clock multiplying unit (CMU) incorporating a dual PLL architecture in accordance with some embodiments of the present invention.

preliminary amendment.doc